

## Strapping Options

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function																		
22 21 20	PHYAD2 PHYAD1 PHYAD0	lpd/O lpd/O lpu/O	<p>The PHY Address is latched at power-up / reset and is configurable to any value from 1 to 7.</p> <p>The default PHY Address is 00001.</p> <p>PHY Address bits [4:3] are always set to '00'.</p>																		
27 41 40	CONFIG2 CONFIG1 CONFIG0	lpd/O lpd/O lpd/O	<p>The CONFIG[2:0] strap-in pins are latched at power-up / reset and are defined as follows:</p> <table border="1"> <thead> <tr> <th>CONFIG[2:0]</th> <th>Mode</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>MII (default)</td> </tr> <tr> <td>001</td> <td>RMII</td> </tr> <tr> <td>010</td> <td>SMII</td> </tr> <tr> <td>011</td> <td>Reserved – not used</td> </tr> <tr> <td>100</td> <td>PCS Loopback</td> </tr> <tr> <td>101</td> <td>RMII back-to-back</td> </tr> <tr> <td>110</td> <td>MII back-to-back</td> </tr> <tr> <td>111</td> <td>Reserved – not used</td> </tr> </tbody> </table>	CONFIG[2:0]	Mode	000	MII (default)	001	RMII	010	SMII	011	Reserved – not used	100	PCS Loopback	101	RMII back-to-back	110	MII back-to-back	111	Reserved – not used
CONFIG[2:0]	Mode																				
000	MII (default)																				
001	RMII																				
010	SMII																				
011	Reserved – not used																				
100	PCS Loopback																				
101	RMII back-to-back																				
110	MII back-to-back																				
111	Reserved – not used																				
29	ISO	lpd/O	<p>ISOLATE mode</p> <p>Pull-up = Enable</p> <p>Pull-down (default) = Disable</p> <p>During power-up / reset, this pin value is latched into register 0h bit 10.</p>																		
43 (KSZ8041TL)	SPEED	lpu/O	<p>SPEED mode</p> <p>Pull-up (default) = 100Mbps</p> <p>Pull-down = 10Mbps</p> <p>During power-up / reset, this pin value is latched into register 0h bit 13 as the Speed Select, and also is latched into register 4h (Auto-Negotiation Advertisement) as the Speed capability support.</p>																		
43 (KSZ8041FTL)	SPEED /  no FEF	lpu/O	<p>If copper mode (FXEN=0), pin strap-in is SPEED mode.</p> <p>Pull-up (default) = 100Mbps</p> <p>Pull-down = 10Mbps</p> <p>During power-up / reset, this pin value is latched into register 0h bit 13 as the Speed Select, and also is latched into register 4h (Auto-Negotiation Advertisement) as the Speed capability support.</p> <hr/> <p>If fiber mode (FXEN=1), pin strap-in is no FEF.</p> <p>Pull-up (default) = Enable Far-End Fault</p> <p>Pull-down = Disable Far-End Fault</p> <p>This pin value is latched during power-up / reset.</p>																		

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function
23	DUPLEX	Ipu/O	DUPLEX mode Pull-up (default) = Half Duplex Pull-down = Full Duplex During power-up / reset, this pin value is latched into register 0h bit 8 as the Duplex Mode.
42 (KSZ8041TL)	NWAYEN	Ipu/O	Nway Auto-Negotiation Enable Pull-up (default) = Enable Auto-Negotiation Pull-down = Disable Auto-Negotiation During power-up / reset, this pin value is latched into register 0h bit 12.
42 (KSZ8041FTL)	NWAYEN	Ipu/O	If copper mode (FXEN=0), pin strap-in is Nway Auto-Negotiation Enable. Pull-up (default) = Enable Auto-Negotiation Pull-down = Disable Auto-Negotiation During power-up / reset, this pin value is latched into register 0h bit 12. <hr/> If fiber mode (FXEN=1), this pin configuration is always strapped to disable Auto-Negotiation.

**Note:**

1. Ipu/O = Input with internal pull-up (40K +/-30%) during power-up/reset; output pin otherwise.  
Ipd/O = Input with internal pull-down (40K +/-30%) during power-up/reset; output pin otherwise.

Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may drive high during power-up or reset, and consequently cause the PHY strap-in pins on the MII/RMII/SMII signals to be latched high. In this case, it is recommended to add 1K pull-downs on these PHY strap-in pins to ensure the PHY does not strap-in to ISOLATE or PCS Loopback mode, or is not configured with an incorrect PHY Address.