1
NXPTM M522XX, KINETIS and i.MX RT / Re: CRYSTAL_FREQ
« on: February 15, 2010, 12:18:55 PM »
Sorry Mark I could not explain my set register.
Now I working with 50 MHz, this is my register configuration in app_hw_m5223x.h
//#define DISABLE_PLL
#define CRYSTAL_FREQ 50000000
#define PRE_DIVIDER 5
#define OSCCLK (CRYSTAL_FREQ / PRE_DIVIDER)
#define PLL_MUL 10
I get a compiler error in this part
#if PLL_OUTPUT_FREQ_INT > MAX_PLL_FREQUENCY
#error PLL frequency too high!!
#endif
Then I no enable last part "//#error PLL frequency too high!!", but I don't have ETH comunication
Regards
Edwin
Now I working with 50 MHz, this is my register configuration in app_hw_m5223x.h
//#define DISABLE_PLL
#define CRYSTAL_FREQ 50000000
#define PRE_DIVIDER 5
#define OSCCLK (CRYSTAL_FREQ / PRE_DIVIDER)
#define PLL_MUL 10
I get a compiler error in this part
#if PLL_OUTPUT_FREQ_INT > MAX_PLL_FREQUENCY
#error PLL frequency too high!!
#endif
Then I no enable last part "//#error PLL frequency too high!!", but I don't have ETH comunication
Regards
Edwin